

END
DATE
FILMED

4 = 78

AFAL-TR-77-258



6

DESIGN OF A DIGITAL PHASE-LOCKED-LOOP
CMOS UNIVERSAL ARRAY

(10)

R. H./Bergman, G. E./Skorup and R. E./Funk

RCA Corporation
Solid State Division
Somerville, New Jersey 08876

14) PRRL-76-CR-54

D NO. FILE COPY.

19 18 AFAL TR-77-258


15 F33615-75-C-1252

FINAL REPORT

For the Period Mar 2075 to November 1976

16 6096 Pp1

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED



Prepared for

Air Force Avionics Laboratory
Air Force Wright Aeronautical Laboratories
Air Force Systems Command
Wright-Patterson AFB, Ohio 45433



405 931

### NOTICE

When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely related Government procurement operation, the United States Government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

This report has been reviewed by the Information Office (OI) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nations.

This technical report has been reviewed and is approved for publication.

GARY D. GAUGLER

Project Engineer

Hary K. Pritchard, MAJ USAF

Chief, Prototyping & Standardization

FOR THE COMMANDER

Microelectronics Branch

Electronic Technology Division

"If your address has changed, if you wish to be removed from our mailing list, or if the addressee is no longer employed by your organization please notify AFAL/DHE \_,W-PAFB, OH 45433 to help us maintain a current mailing list".

Copies of this report should not be returned unless return is required by security considerations, contractual obligations, or notice on a specific document.

REPORT DOCUMENTA	READ INSTRUCTIONS BEFORE COMPLETING FORM		
1. REPORT NUMBER AFAL-TR-77-258	2. GOVT ACCESSION NO.		
4. TITLE (and Subtitle) DESIGN OF A DIGITAL PHASE- CMOS UNIVERSAL ARRAY	<ul> <li>TYPE OF REPORT &amp; PERIOD COVERED Final Report</li> <li>March 1975 to November 1976</li> <li>PERFORMING ORG. REPORT NUMBER</li> <li>PRRL-76-CR-54 V</li> </ul>		
7. AUTHOR(s) R. H. Bergman, G. E. Skoru R. E. Funk	p, and	8. CONTRACT OR GRANT NUMBER(s) F33615-75-C-1252ALA	
9. PERFORMING ORGANIZATION NAME RCA Solid State Division Somerville, New Jersey 08	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 6096/01/53		
Air Force Avionics Laborat Air Force Avionics Laborat Air Force Wright Aeronauti Air Force Systems Command Wright-Patterson AFB, Ohio  14. MONITORING AGENCY NAME & ADDR (If different from Controlling Office)	12. REPORT DATE September 1977  13. NUMBER OF PAGES 39  15. SECURITY CLASS. (of this report) Unclassified  15a. DECLASSIFICATION/DOWNGRADING SCHEDULE N/A		
16. DISTRIBUTION STATEMENT (of this R		BUTION UNLIMITED	
17. DISTRIBUTION STATEMENT (of the ab			

### 18. SUPPLEMENTARY NOTES

19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Analog phase-locked loop (analog PLL) Digital phase-locked loop (DPLL) Metal-gate CMOS technology TCC 051 universal array (UA)

20. AB TRACT (Continue on reverse side if necessary and identify by block number)

A digital phase-locked-loop circuit developed by The Charles Stark Draper Laboratory, Inc. and sponsored by the Air Force Avionics Laboratory, was successfully implemented on an RCA TCC 051 universal array (type number TCC 051 820).

Twenty engineering prototypes were evaluated by the contracting agency and found acceptable. An additional 150 units were subsequently supplied.

DD 1 JAN 73 1473

UNCLASSIFIED

# UNCLASSIFIED SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered) A market study was made of the commercial applicability of the DPLL LSI design.

### PREFACE

This Final Report covers the work performed by the RCA Solid State Division, Somerville, New Jersey under Contract No. F33615-75-C-1252 during March 1975 through November 1976.

The Laboratory Director is G. B. Herzog, the Project Scientist is R. H. Bergman, and G. E. Skorup participated in the research. R. E. Funk did the market analysis.

This contract is being administered under the technical direction of G. Gaugler.

9719	White Senter (C)
MANNOUM Just Le Loat	
	,
STETRIBU	TION/AVAILABILITY COBES
	TION/AVAILABILITY COBES AVAIL. and/or SPESIAL

## TABLE OF CONTENTS

Section	n Pa	age
I.	OBJECTIVE	1
II.	SCOPE	2
III.	WORK REQUIREMENTS/TASKS	3
	A. Implementation	3
		8
	C. Logic Design and Mask Definition	8
	D. Simulation	12
	E. Sample Fabrication	12
	F. Prototype Devices	12
	G. Applications Study	20
	H. Reliability	20
IV.	RESULTS AND CONCLUSIONS	22
APPEND	IX. DIGITAL PHASE-LOCKED-LOOP APPLICATIONS STUDY	23
	A. Introduction	23
	B. Analog and Digital PLL's: Architecture and Properties	23
	C. Comparison of Analog PLL and Draper DPLL IC's	27
	D. Applications Survey	
	E. Conclusions and Recommendations	28
	2. Conclusions and Recommendations	32
	REFERENCES	33

## LIST OF ILLUSTRATIONS

Figur	e e	Page
1.	TCC 051 CMOS universal array metal pattern form	4
2.	Internal-cell cross section	6
3.	Internal and I/O layouts	7
4.	Low Z and high Z layouts	9
5.	Logic selection	10
6.	ARTCON program output	11
7.	Simulators input (to TGEN)	13
8.	Cross reference between simulators, elements, and cells used during layout	14
9.	Simulator (TGEN) output	15
A-1.	First-order PLL	24
A-2.	Second-order PLL	24
A-3.	First-order DPLL (Fig. 1 from Ref. 2)	26
A-4.	Second-order DPLL (Fig. 9 from Ref. 1)	27

### SECTION I

### **OBJECTIVE**

The hypha digital phase-locked loop (DPLL) makes possible a new method of phase processing which is easily implemented and which has many advantages over conventional methods of phase processing. The DPLL can perform narrow-bandwidth phase tracking with higher phase resolution than conventional integrated circuit analog phase-locked loops, which suffer from frequency instability of their voltage-controlled oscillators (VCC). The DPLL can also perform high-Q filtering, which is not possible with analog phase-locked loops.

Putting the DPLL on one integrated circuit would produce a functional module that would perform better and would be more easily utilized in many applications than the ones in which conventional PLL's are being used.

The objective of this program is to implement a DPLL circuit on a single large-scale-integration (LSI) chip by means of metal-gate CMOS technology.

### SECTION II

### SCOPE

This effort will provide the R&D required to fabricate prototype DPLL chips for test and evaluation in experimental communications and navigation circuitry.

### SECTION III

### WORK REQUIREMENTS/TASKS

### A. IMPLEMENTATION

The design vehicle chosen to implement the digital phase-locked-loop logic is the TCC 051 universal array (UA). The TCC 051 universal array consists of PMOS devices, NMOS devices, p+ and n+ tunnels, zener diodes, and pads placed in a fixed pattern on a silicon substrate. All drains, sources, gates, tunnel ends, and pads are accessible for interconnection with metal. In the CMOS process, normally seven mask levels must be made for each design. In the UA technique, six of the seven mask layers are fixed for each array size. Only one mask level, the metal mask, is unique for each custom design. With this technique, a logic design engineer without semiconductor processing experience or knowledge of IC layout design rules can easily and readily originate his own, unique large-scale integrated circuit (LSI). A summary description of the array is given in Table 1.

TABLE 1. ARRAY SUMMARY DESCRIPTION

Title	Chip Size (mil)	No. of Internal Cells*	No. of Pads	No. of I/O Cells*	No. of High Z Cells*	No. of Low Z Cells*	Equiv. Cell Total*
TCC 051	229 x 232	240	48	24	8	4	276

<sup>\*</sup>An equivalent cell consists of two p and two n devices.

Figure 1 shows a photograph of the array metal pattern form for the TCC 051. Actual size of the array layout form is 125 times actual chip size. At this scale, the grid line pattern has a grid spacing of 0.1 in., or 10 lines to the inch. The TCC 051 has 48 pads which are located around the periphery of the chip. Adjacent to each pad is a PMOS/NMOS pair which is normally connected to form an inverter for input wave shaping or for output buffering. Adjacent to these I/O devices and circling the internal-cell area are two concentric metal rings which are used for +V and -V supply voltage. In the center area of the array is a repeated pattern of internal cells which are




Figure 1. TCC 051 CMOS universal array metal pattern form.

used for the bulk of the logic. Additionally, eight pairs of very large devices can be seen in the periphery of the chip: two on each side. These are extra-large devices to be used for driving TTL and other off-chip devices requiring large sink/source currents. Also, four pairs of high-impedance devices are located on each of the four sides. These are useful for referencing floating input gates to either +V or -V. They may also be used as very slow inverters where long delay times are desired. In the lower left corner are located three large and eight small zener diodes for voltage regulation uses. In addition, there are various alignment marks and test devices for processing and control purposes.

A summary of the mask dimensions for the devices comprising each "cell type" is given in Table 2.

TABLE 2. ARRAY-DEVICE MASK SIZES

	p Devi	ce (mil)	n Devi	ce (mil)
Cell Type	Width (W)	Length (L)*	Width (W)	Length (L)*
Internal	1.6	0.3	1.0	0.3
1/0	6.4	0.3	4.0	0.3
High Impedance	0.3	1.6	0.3	3.2
Low Impedance	54.4	0.3	28.8	0.3

 $\star \ell = L - 2\mu$ 

where  $\ell$  = actual device channel length (mil)

L = mask dimension of device channel length (mil)

and  $\mu$  = underdiffusion of drain and source into the channel area,

 $\mu = 0.05 \pm 0.02 \text{ mil.}$ 

E.g., for the nominal case, where

L = 0.3 mil and  $\mu = 0.05 \text{ mil}$ 

 $\ell = L - 2\mu = 0.3 - 2(0.05) = 0.2 \text{ mil.}$ 

A cross-section view of an internal cell (omitting tunnels) is shown in Fig. 2. Detailed layout and schematic information of the internal cell are




Figure 2. Internal-cell cross section.

shown in Fig. 3(a). Note that all drains, sources, tunnel ends, and +V and +V access areas occur at intersections of the 0.1-in. grid structure. Interconnection of access points to implement desired logic is made simply by drawing connecting lines with a layout pencil on the grid structure. Wherever a grid line occurs, it is a legitimate metal path. Actual grid spacing at chip level (1X) is 0.8 mil. Metal width is 0.4 mil. The uniform grid avoids any possibility of two metal paths being too close to one another. However, certain grid lines have been removed in some peripheral areas. No metal run is allowed where the grid has been removed. Second-level interconnect is provided by the fixed pattern of tunnels. Access to any tunnel is shown by a circle. Dashed lines indicate the inaccessible buried part of the tunnel.

Figure 3(b) shows the I/O cell and associated components such as pad, p+ protective diode, n+ protective diode, tunnels, and +V and -V bus runs. These components are used to implement the protected input circuit, as well as for output buffering and multiplexing outputs.




Figure 3. Internal and I/O layouts.

Figure 4(a) details the low-impedance devices and associated components. Note that very wide, short tunnels are used to provide low series impedance for accessing -V and the other runway area.

The high-impedance cell is detailed in Fig. 4(b). These devices may be used separately as active resistors or connected together to perform logic functions, just like the other cell types. This cell is particularly useful when larger internal propagation delays are desired than can be obtained with internal cells. A group of zener diodes is located in the lower left section of each array. There are three large zeners which regulate to about 5.5 V each at 100  $\mu$ A. When all three large diodes are connected in series, an external resistance of 150  $\Omega$  is necessary to limit on-chip dissipation.

Both p+ and n+ tunnels are located in the interior of each array. Around the periphery, only n+ tunnels are used. As a consequence, tunnel resistances in the peripheral areas of the chip are lower than those of the interior. This is consistent with the lower device impedances in the same area.


Several alignment and test devices are located in the corner areas of each array. In the upper left corner are located mask level-to-level alignment marks, level indicators, and 2-mil p and n test devices. In the lower left corner is located a  $40\text{-mil}^2$  area of metal over thin oxide (1000 Å) over original substrate to measure gate capacity of PMOS devices. In the lower right corner are located 4-mil p and n devices with 4-mil drain and source areas for intermediate-level process testing, a  $40\text{-mil}^2$  thin-oxide capacitor over nesubstrate for measuring NMOS gate capacity, a  $40\text{-mil}^2$  thick-oxide capacitor, and a  $10\text{-mil}^2$  p-well resistor. The upper right corner contains chip identification numbers.

### B. LOGIC SELECTION

Close liaison between the agency and the contractor defined the logic to be implemented. This is shown in block diagram form in Fig. 5.

### C. LOGIC DESIGN AND MASK DEFINITION

Consultation on implementation of the logic design of the TCC 051 UA was initiated and continued until the total logic design was satisfactorily laid






Figure 4. Low Z and high Z layouts.




Figure 5. Logic selection.

out. The agency then put the design on an Applicon Graphic System\* (AGS) cassette tape. The AGS cassette tape was used as the interface medium between the agency and the contractor. Additionally, the agency provided a logic diagram and test pattern. Some difficulty was encountered initially in attempting to read the cassette into the AGS at the contractor location. A subsequent cassette of the same (custom metal) data file was read successfully.

A comprehensive check of the custom-metal data file was performed by the contractor via an in-house software program, called ARTCON (artwork connectivity). This program combined basic TCC 051 data such as the locations of all drains, gates, sources, tunnel ends, and fixed metal with the custom-metal data and printed out a net list (Fig. 6). The net list contained the same information as was found in the logic diagram. The net list information was

<sup>\*</sup>Registered trademark of Applicon Inc.

```
00000010
                                                                                  00000020
                                                                                  00000030
    PROJ=0001
                                                                                  00000040
                                                                                  00000050
(1.) TYPE=CO51 IPIN=RD5,LD3,LD5,BR1,BR6,TR3,TR5,RU5,RU3,LU6,LU4,LU2,BL6,TL5,$00000060
         TL4 OPIN=RD4, RD3, BL2, BR4, LD1, LD2, BL4, TL2, RU1, RD2, BR5, RU2, RD1, RD6, $ 00000076
         BL5 MPIN=TR1,BL1
                                                                                  00000080
(2.) PIN=LD3
                                      1. Universal-array type and input and
                                                                                  00000000
   PIN=LD5
                                         output pads used.
                                                                                  00000100
   PIN=LU6
                                      2. Pads with nonstandard I/O.
                                                                                  00000110
   PIN=LU4
                                      3. Connectivity data produced by
                                                                                  00000126
   PIN=RD4
                                         ARTCON:
                                                                                  00000130
   PIN=RD3
                                         e.g., Part number (PART=)
                                                                                  00000140
   PIN=BL2
                                               Cell type
                                                           (TYPE=)
                                                                                  00000150
   PIN=BR4
                                                                                  00000160
                                               Cell location (FID=)
   PIN=LD1
                                               Cell orientation (ROT=)
                                                                                  00000170
   PIN=TR1
                                                             (I=)
                                                                                  00000180
                                               Inputs
   PIN=PL1
                                                             (0=)
                                                                                  00000190
                                               Outputs
                                                                                   00000200
                                              Miscellaneous
                                                             (M=)
                                                                                   00000210
    F PART = TYPE = FID=
                               ROT= I= O= M=
                                                                                  00000220
   100
             1950 X48Y299
                                    NET-03847
                                                                                  $00000230
                                    100-NA
                                                                                  $00000240
                                                                                  00000250
                                                                                   06600260
             1937 XLY164
    101
                                    LUZ
                                                                                  $000C0270
                                    101-A,101-NA
                                                                                  $00000280
                                                                                  00000290
             1950
    102
                    XCY151
                                    101-NA
                                                                                  $00000300
                                    1GZ-NA
                                                                                  $00000310
                                                                                  00000320
    103
             1948
                    X0Y214
                                    100-NA,NET-03618
                                                                                  $00000330
                                    103-X
                                                                                  $00000340
                                                                                  00000350
    164
                    XGY239
                                    NET-03618, NET-03847
                                                                                  $00000360
                                    104-X
                                                                                  $00000370
                                                                                  00000380
    105
             1905
                    X96Y217
                                    191-X,103-X
                                                                                  $00000390
                                    105-X
                                                                                  $00000400
                                                                                   00000410
    166
             1965
                    X79Y244
                                    104-X,191-X
                                                                                  $00000420
                                    106-X
                                                                                  $00000430
                                                                                  00000440
                    X93Y217
                                    105-X,109-NB,101-NA,102-NA,102-NA,101-NA $00000450
                                    107-X
                                                                                  00000470
             1941
                    X9CY244
                                    110-NB,106-X,102-NA,101-NA,101-NA,102-NA $0000048C
                                    108-X
                                                                                  $00000490
                                                                                  00000500
    100
             1961
                    X100Y217
                                    107-X,109-NA
                                                                                  $60000510
                                     109-NA , 109-NB
                                                                                  $00000520
                                                                                  00000530
                  X93Y244
                                    108-X,110-NA
                                                                                  $00000540
                                    110-NA,110-NB
                                                                                  $00000550
```

Figure 6. ARTCON program output.

compared, function for function and line for line, with the logic diagram.

All was found to be correct. The custom-metal data file, therefore, was judged to be correct as received; it contains all the circuitry of the original logic diagram.

### D. SIMULATION

Logic simulation and test generation were accomplished via the TGEN software program. ARTCON program output (Fig. 6) was used as the logic input to the simulation program. Some change in program format was made to TGEN compatibility. A printout of a portion of the simulation input to TGEN is shown in Fig. 7. Certain formating requirements of the TGEN require cell number assignments to differ from those originally used in the logic diagram.

Figure 8 shows a partial listing of these cross references. In addition to logic (Fig. 7) and cell cross-reference information (Fig. 8), the TGEN program required input stimuli to be specified. These were specified by the agency. The TGEN program then generated the test pattern shown in Fig. 9. Note that the first 15 columns contain the input signals. Columns 16 through 30 are test outputs. Columns 31 and 32 are +V and -V, respectively. Outputs obtained were compared against those predicted by the agency. Any discrepancies were resolved.

The final result was a test pattern that has been verified as being correct when applied to the logic that has been proven to be identical to that of the actual LSI chip.

### E. SAMPLE FABRICATION

Artwork and masks were made from the verified custom-metal data file. These masks were applied to previously metallized wafers, which subsequently were tested against the test pattern of Fig. 9. Good chips were packaged and retested. Twenty of these working samples were sent to the agency for performance evaluations.

### F. PROTOTYPE DEVICES

The working samples were evaluated by the agency and found to be completely satisfactory as received.

Subsequently to agency approval, 150 additional devices were delivered.




Figure 7. Simulators input (to TGEN).

# BEST AVAILABLE COPY

```
7 LUZ ..... (INFUT)
    LL4 .... (INPUT)
     LUO..... (INPUT)
     CNE ..... (LONS TANT)
    hus ..... (INFUI)
     KUS ..... IINPUTI
     Tra.....(INFUT)
     INSeresbered (ANPLT)
    ZEKU .... (CUNSTANT)
    LUU-INV1
    LUL-INVI
410
     ALCOINYA
    S. (IUNAN-COI
544
010
     1-4-NANLI
    1UD.NUK1
    AUG-HUNL
015
   LUT-ANUL
245
    107-1NV1
546
541
    1-7-1NV2
    107.UKL
543
    1.7.LKZ
     167.UK3
     1-LOANU1
6.1
    LUU-ANL Z
    AUF-INVA
600
    105.1NV2
447
646
     AUD-LINA
609
     LUD-UKE
014
    Acseuks
538
    104.INVI
504
    164. INV Z
613
    110-INVL
644
    ALLOLINVE
540 ILLONANUL
605 ALLONANUL
544 11301NV1
    ALD-INVZ
543
603 114.INVI
044 144-1NV2
534 115.11
535 115.IL
530 415.13
520 115.4TG1.2TGATEA.ANGL
244 113.4761.276ATEA.ANDZ
520 119.4TG1.2TGATEA. DELL
527 113.4 TG 1.02 TGATE A. UKS
532 415-4764-276ATEE-ANUA
53. 115.4TGI.ZTGATEE.ANUZ
530 ALDONTGA-2TGATEB-UELA
     115.4TG1.2TGATEBOURS
501
594
     110.11
     110.14
```

- The IC input (RU5) is stimulated with the (3rd) input signal.
- Layout cell (103), a NAND gate, is renamed element (549).
- Layout cell (107), a transmission gate, is constructed from elements (541-547).

Figure 8. Cross reference between simulators, elements, and cells used during layout.

# BEST AVAILABLE COPY

```
76541 23324 09601 PPPP1 FPPP5 169 13
TEST
             01001 10110 10011 00000 00000 00001 000
                                                                            00000010
TEST
             01001 11110 11011 00000 00000 00001 000
                                                                            00000020
TEST
             01001 10110 10011 00000 00000 01001 000
                                                                            00000030
TE ST
             01001 00110 11011 00000 00000 01001 000
                                                                            00000040
TEST
             01001 01110 10011 00000 00000 00001 000
                                                                            00000050
TEST
             01001 00111 10011 00000 00000 00001 000
                                                           IC package pin
                                                                            00000060
TEST
             01001 10111 11011 00000 00000 00001 000
                                                            numbers as per
                                                                            00000070
TFST
             01001 11111 10011 00000 00000 01001 000
                                                            the DPLL block
                                                                            00000080
TFST
             01001 10111 11011 10000 00000 01001 000
       11
                                                            diagram (Fig. 5).
                                                                            00000090
             01001 11111 10011 10000 00000 00001 000
TEST
                                                            TP denotes test
                                                                            00000100
TEST
             01001 10111 11011 10000 00000 01001 000
       13
                                                                            00000110
                                                            points that are
TEST
       14
             11001 10111 10011 10000 00000 00001 000
                                                            used at wafer
                                                                            00000120
TEST
             11001 11111 11011 10000 00000 01001 000
                                                            test and not
                                                                            00000130
TEST
             11001 10111 10011 00000 00000 00001 000
                                                            wired to socket
                                                                            00000140
TEST
             11001 11111 11011 00000 00000 00001 000
                                                            pins.
                                                                            00000150
TEST
             11001 10111 10011 10000 00000 01001 000
       18
                                                                            00000160
                                                         2. Test patterns
TF ST
       19
             11001 11110 00011 10000 00000 01001 000
                                                                            00000170
                                                            generated by
TEST
             11001 10110 01011 00000 00000 01001 000
                                                                            00000180
                                                            simulator and
TEST
             11001 11110 00011 00000 00000 00001 000
                                                                            00000190
                                                            used for func-
             11001 10110 01011 10000 00000 00001 000
                                                                            00000200
                                                            tional testing.
TEST
       23
             01001 10110 00011 10000 00000 00001 000
                                                                            00000210
TEST
             00001 10110 01011 10000 00000 00001 000
                                                                            00000220
TEST
       25
             00101 10110 00011 10000 00000 00001 000
                                                                            00000230
TEST
       26
             00101 11110 01011 10000 00000 00001 000
                                                                            00000240
TEST
             00101 10110 00011 00000 00000 01001 000
       27
                                                                            00000250
TEST
             00101 11110 01011 00000 00000 01001 000
                                                                            00000260
TEST
       29
             00101 10110 11011 00000 00000 01001 000
                                                                            00000270
TEST
             10101 10110 10011 00000 00000 00001 000
                                                                            00000280
TEST
             10101 11110 11011 00000 00000 00001 000
                                                                            00000290
TEST
             10101 10110 10011 01000 00000 01001 000
                                                                            00000300
TEST
       33
             10101 11110 11011 01000 00000 01001 000
                                                                            00000310
TEST
             10101 10110 10011 01000 00000 00001 000
                                                                            00000320
TEST
             00101 10111 00011 01000 00000 00001 000
                                                                            00000330
TEST
       36
             01101 10111 01011 01000 00000 00001 000
                                                                            00000340
TEST
             01101 11111 00011 01000 00000 01001 000
                                                                            00000350
TEST
             01101 10111 01011 10000 00000 01001 000
             01101 11111 00011 10000 00000 00001 000
TFST
       39
                                                                            00000370
TEST
             01101 10111 01011 10000 00000 00001 000
                                                                            00000380
TEST
       41
             01101 11111 00011 10000 00000 01001 000
                                                                            00000390
TEST
             01101 10111 01011 01000 00000 01001 000
                                                                            00000400
TEST
       43
             01101 11111 00011 01000 00000 00001 000
                                                                            00000410
TFST
       44
             01101 10110 10011 01000 00000 00001 000
                                                                            00000420
TFST
             11101 10110 11011 11000 00000 00001 000
                                                                            00000430
TEST
       46
             11101 11110 10011 11000 00000 01001 000
                                                                            00000440
TEST
             11101 10110 11011 00000 00000 01001 000
                                                                            00000450
TEST
              11101 11110 10011 00000 00000 00001 000
TF ST
              11101 10110 11011 11000 00000 00001 000
       49
                                                                            00000470
TEST
              11101 11110 10011 11000 00000 01001 000
                                                                            00000480
TEST
       51
              11101 10110 10011 00000 00000 01001 000
                                                                            00000490
TEST
              11101 11110 10011 00000 00000 01001 000
                                                                            00000500
TEST
       53
              11101 10110 10011 11000 00000 01001 000
TEST
       54
              11101 11110 10011 11000 00000 01001 000
                                                                            00000520
TEST
       55
              11101 10110 10011 00000 00000 01001 000
                                                                            00000530
TEST
       56
              11101 11110 10011 00000 00000 01001 000
                                                                            00000540
TEST
              11101 10110 10011 11000 00000 01001 000
                                                                            00000550
```

Figure 9. Simulator (TGEN) output.

TES	T	58	11101	11110	10011	11000	00000	01001	000
TES	T	59	11101	10110	10011	00000	00000	01001	000
TES	T	60	11101	11110	10011	00000	00000	01001	000
TES	T	61	11101	10110	10011	11000	00000	01001	000
TES	7	62	01101	10110	10011	11000	00000	01001	000
TES	T	63	00101	10110	10011	11000	00000	01001	000
TES	T	64	00101	11110	10011	11000	00000	01001	000
TES	T	65	00101	10110	10011	00000	00000	01001	000
TES	T	66	00101	11110	10011	00000	00000	01001	000
TES	T	67	00101	10110	10011	00000	00000	01001	000
TES		68	00101	11110	10011	00000	00000	01001	000
TES	T	69	00101	10110	10011	00000	00000	01001	000
TES	T	70	00101	11110	10011	00000	00000	01001	000
TES	T	71	00101	10110	10011	00000	00000	01001	000
TES	T	72	00101	11110	10011	00000	00000	01001	000
TES	T	73	00101	10110	10011	10000	00000	01001	000
TES	T	74	00101	11110	10011	10000	00000	01001	000
TFS	T	75	00101	10110	10011	10000	00000	01001	000
TFS	T	76	00101	11110	10011	10000	00000	01001	000
TES	T	77	00101	10110	10011	10000	00000	01001	000
TF S	T	78	00101	11110	10011	10000	00000	01001	000
TES	T	79	00101	10110	10011	10000	00000	01001	000
TFS	T	80	00001	10110	10011	10000	00000	01001	000
TES	T	81	00011	10110	10011	10000	00000	01001	000
TFS	T	92	00011	11110	10011	10000	00000	01001	000
TES	T	93	00011	10110	10011	01100	00000	01001	000
TES	T	94	00011	11110	10011	01100	00000	01001	000
TES	T	85	or 1	10110	10011	01100	00000	01001	000
TES	T	86	0.0011	11110	10011	01100	00000	01001	000
TES	T	87	00011	10110	10011	01100	00000	01001	000
TES	T	88	00011	11110	10011	01100	00000	01001	000
TES	T	89	C011	10110	10011	01100	00000	01001	000
TES	T	90	00011	11110	10011	01100	00000	01001	000
TFS	T	91	00011	10110	10011	11100	00000	01001	000
TES	T	92	00011	11110	10011	11100	00000	01001	000
TFS	T	93	00011	10110	10011	11100	00000	01001	000
TES	T	94	10011	10110	10011	11100	00000	01001	000
TES	T	95	10011	11110	10011	11100	00000	01001	000
TES	T	96	10011	10110	10011	11000	00000	01001	000
TFS	7	97	10011	11110	10011	11000	00000	01001	000
TES		98	10011	10110	10011	11000	00000	01001	000
TES	T	99	00011	10110	10011	11000	00000	01001	000
TES	T	100	01011	10110	10011	11000	00000	01001	000
TES		101	01011	11110	10011	11000	00000	01001	000
TES	T	102	01011	10110	10011	01100	00000	01001	.000
TES		103	01011	11110	10011	01100	00000	01001	000
TES		104	01011	10110	10011	01100	00000	01001	000
TES		105	01011	11110	10011	01100	00000	01001	000
TES		106	01011	10110	10011	11000	00000	01001	000
TES		107	01011	11110	10011	11000	00000	01001	000
TES		108	01011	10110	10011	11000	00000	01001	000
TE S		109	11011	10110	10011	11100	00000	01001	000
TES		110	11011	11110	10011	11100	00000	01001	000
TFS		111	11011	10110	10011	01000	00000	01001	000
TES	T	112	11011	11110	10011	01000	00000	01001	000

Figure 9. Continued.

```
11011 10110 10011 11100 22000 01001 000
TEST
      114
             11011 11110 10011 11100 00000 01001 000
      115
             11011 10110 10011 01000 00000 01001 000
      116
             11011 11110 10011 01000 00000 01001 000
TEST
      117
             11011 10110 10011 11100 00000 01001 000
             11011 11110 10011 11100 00000 01001 000
             11011 10110 10011 01000 00000 01001 000
      119
TEST
      120
             11011 11110 10011 01000 00000 01001 000
      121
             11011 10110 10011 11100 00000 01001 000
TEST
      122
             11011 11110 10011 11100 00000 01001 000
TEST
      123
             11011 10110 10011 01000 00000 01001 000
             11011 11110 10011 01000 00000 01001 000
TEST
      125
             11011 10110 10011 11100 00000 01001 000
     126
             01011 10110 10011 11100 00000 01001 000
TEST
      127
             00011 10110 10011 11100 00000 01001 000
TFST
             00111 10110 10011 11100 00000 01001 000
             00111 11110 10011 11100 00000 01001 000
TEST
      130
             00111 10110 10011 01110 00000 01001 000
      131
             00111 11110 10011 01110 00000 01001 000
TFST
     132
             00111 10110 10011 01110 00000 01001 000
TEST
             10111 10110 10011 01110 00000 01001 000
TEST
      134
             10111 11110 10011 01110 00000 01001 000
      135
             10111 10110 10011 01110 00000 01001 000
      136
             10111 11110 10011 01110 00000 01001 000
TEST
      137
             10111 10110 10011 01110 00000 01001 000
TEST
             10111 11110 10011 01110 00000 01001 000
      139
             10111 10110 10011 11100 00000 01001 000
TEST
      140
             10111 11110 10011 11100 00000 01001 000
      141
             10111 10110 10011 11100 00000 01001 000
TEST
      142
             00111 10110 10011 11100 00000 01001 000
      143
             01111 10110 10011 11100 00000 01001 000
             01111 11110 10011 11100 00000 01001 000
      144
TEST
      145
             01111 10110 10011 01110 00000 01001 000
TEST
      146
             01111 11110 10011 01110 00000 01001 000
TEST
      147
             01111 10110 10011 01110 00000 01001 000
             01111 11110 10011 01110 00000 01001 000
      149
             01111 10110 10011 11101 00000 01001 000
TEST
      150
             01111 11110 10011 11101 00000 01001 000
TEST
      151
             01111 10110 10011 11101 00000 01001 000
TEST
      152
             11111 10110 10011 11111 00000 01001 000
             11111 11110 10011 11111 00000 01001 000
      154
             11111 10110 10011 00001 00000 01001 000
TEST
      155
             11111 11110 10011 00001 00000 01001 000
      156
             11111 10110 10011 10011 00000 01001 000
TEST
      157
             11111 11110 10011 10011 00000 01001 000
      158
             11111 10110 10011 00200 02000 01001 000
      159
             11111 11110 10011 00000 00000 01001 000
TEST
      160
             11111 10110 10011 10010 00000 01001 000
      161
             11111 11110 10011 10010 00000 01001 000
TFST
      162
             11111 10110 10011 00000 00000 01001 000
TEST
      163
             01000 10110 10011 00000 00000 01001 000
      164
             01000 11110 10011 00000 00000 01001 000
FEST
      165
             01000 10110 10011 00000 00000 01001 000
TFST
      166
             01000 00110 10011 00000 00000 01001 000
TECT
             01000 01110 10011 00000 00000 01001 000
```

00001110 00001120 00001130 00001140 00001160 00001170 00001180 00001190 00001210 00001220 00001230 00001250 00001260 00001270 00001280 00001290 00001300 00001310 00001320 00001330 20001340 00001360 00001370 00001380 00001390 00001400 00001410 00001420 00001440 00001450 00001460 00001470 00001500 00001510 00001520 00001530 00001550 00001560 00001570 00001580 00001610 00001620 00001630 00001640

00001650

Figure 9. Continued.

# BEST\_AVAILABLE COPY

TEST	168	01000	00110	10011	00000	00000	01001	000
TEST	169	01000	10110	10011	00000	00000	01001	000
TEST	170	01000	11110	10011	00000	00000	01001	000
TEST	171	01000	10110	10011	00000	10000	01001	000
TEST	172	01000	11110	10011	00000	10000	01001	000
TEST	173	01000	10110	10011	00000	10000	01001	000
TEST	174	11000	10110	10011	00000	10000	01001	000
TEST	175	11000	11110	10011	00000	10000	01001	000
TEST	176	11000	10110	10011	00000	00000	01001	000
TEST	177	11000	11110	10011	00000	00000	01001	000
TEST	178	11000	10110	10011	00000	10000	01001	000
TEST	179	11000	11110	10011	00000	10000	01001	000
TEST	180	11000	10110	10011	00000	00000	01001	000
TEST	181	11000	11110	10011	00000	00000	01001	000
TEST	182	11000	10110	10011	00000	10000	01001	000
TEST	183	01000	10110	10011	00000	10000	01001	000
TEST	184	00000	10110	10011	00000	10000	01001	000
TEST	185	00100	10110	10011	00000	10000	01001	000
TEST	186	00100	11110	10011	00000	10000	01001	000
TEST	188	00100	11110	10011	00000	00000	01001	000
TEST	189	00100	10110	10011	00000	00000	01001	000
TEST	190	10100	10110	10011	00000	00000	01001	000
TEST	191	10100	11110	10011	00000	00000	01001	000
TEST	192	10100	10110	10011	00000	01000	01001	000
TEST	193	10100	11110	10011	00000	01000	01001	000
TEST	194	10100	10110	10011	00000	01000	01001	000
TEST	195	00100	10110	10011	00000	01000	01001	000
TEST	196	01100	10110	10011	01000	01000	01001	000
TEST	197	01100	11110	10011	01000	01000	01001	000
TEST	198	01100	10110	10011	01000	10000	01001	000
TEST	199	01100	11110	10011	01000	10000	01001	000
TEST	200	01100	10110	10011	01000	10000	01001	000
TEST	201	01100	11110	10011	01000	10000	01001	000
TFST	202	01100	10110	10011	01000	01000	01001	000
TEST	203	01100	11110	10011	01000	01000	01001	000
TEST	204	01100	10110	10011	01000	01000	01001	000
TEST	205	11100	10110	10011	00000	11000	01001	000
TEST	206	11100	11110	10011	00000	11000	01001	000
TEST	207	11100	10110	10011	00000	00000	01001	000
TEST	208	11100	11110	10011	00000	00000	01001	000
TEST	209	11100	10110	10011	00000	11000	01001	000
TEST	210	11100	11110	10011	00000	11000	01001	000
TEST	211	11100	10110	10011	00000	00000	01001	000
TEST	212	11100	11110	10011	00000	00000	01001	000
TEST	213	11100	10110	10011	00000	11000	01001	000
TEST	214	11100	11110	10011	00000	11000	01001	000
TEST	215	11100	10110	10011	00000	00000	01001	000
TEST	216	11100	11110	10011	00000	00000	01001	000
TEST	218	11100	10110	10011	00000	11000	01001	000
TEST	219	11100	10110	10011	00000	11000	01001	000
TEST	220	11100	11110	10011	00000	00000	01001	000
TEST	221	11100	10110	10011	00000	11000	01001	000
TEST	222	01100	10110	10011	01000	11000	01001	000
		01130			31000	11000	31001	300

Figure 9. Continued.

TEST	223	00100	10110	10011	01200	11000	01001	000	00002210
TEST	224			10011					00002720
TEST	225			10011					00002230
TEST	226			10011					20002240
TEST	227	00100	10110	10011	01000	00000	01001	200	00002250
TEST	228			10011					00002260
TEST	229			10011					00002270
TEST	230			10011					00002280
TEST	231			10011					00002290
TEST	232			10011					00002300
TEST	233			10011					00002310
TEST	234			10011					00002320
TEST	235			10011					00002330
TEST	236			10011					00002340
TEST	237			10011					00002350
TEST	238	00100	11110	10011	01000	10000	01001	000	00002360
TEST	239	00100	10110	10011	01 200	10000	01001	000	00002370
TEST	240			10011					00002380
TEST	241	00010	10110	10011	01200	10000	01001	000	00002390
TEST	242	00010	11110	10011	01000	10000	01001	000	00002400
TEST	243			10011					30002410
TEST	244	00010	11110	10011	01000	01100	01001	000	00002420
TEST	245	00010	10110	10011	01000	01100	01001	000	00002439
TECT	246	00010	11110	10011	01000	01100	01001	000	00002440
TEST	247	00010	10110	10011	01200	01100	01001	000	00002450
TECT	248	00010	11110	10011	01000	01100	01001	000	00002460
TEST	249	00010	10110	10011	01000	01100	01001	000	00002470
TEST	250	00010	11110	10011	01000	01100	01001	000	00002480
TEST	251	00010	10110	10011	01000	11100	01001	000	20002490
TEST	252	00010	11110	10011	01000	11100	01001	000	00002500
TEST	253	00010	10110	10011	01000	11100	01001	000	00002510
TEST	254	10010	10110	10011	01000	11100	01001	000	00002520
TECT	255	10010	11110	10011	01200	11100	01001	000	00002530
TECT	256			10011					00002540
TEST	257			10011					00002550
TFCT	258			10011					00002560
TFST	259			10011					00002570
TEST	260			10011					00002580
TECT	261			10011					00002590
TEST	262			10011					00005600
TEST	263			10011					00002610
TEST	264			10011					00002620
TEST	265			10011					00002630
TEST	266			10011					00002640
TEST	267			10011					00002650
TEST	269			10011					00002660
TEST	269			10011					00002670
TEST	270			10011					08920000
TEST	271			10011					00002690
TEST	272			10011					00002700
TEST	273			10011					00002710
TEST	274			10011					00002720
TEST	275			10011					00002730
TEST	276			10011					00002740
TEST	277	11010	10110	10011	01000	11100	01001	000	00002750

Figure 9. Continued.

# BEST AVAILABLE COPY

# BEST AVAILABLE COPY

TEST	278	11010	11110	10011	01000	11100	01001	000	00002760
TEST	279	11010	10110	10011	01000	01000	01001	000	00002770
TEST	280	11010	11110	10011	01000	01000	01001	000	00002780
TEST	281	11010	10110	10011	01000	11100	01001	000	00002790
TEST	282	11010	11110	10011	01000	11100	01001	000	00002800
TEST	283	11010	10110	10011	01000	01000	01001	000	00002810
TEST	284	11010	11110	10011	01000	01000	01001	000	00002820
TEST	285	11010	10110	10011	01000	11100	01001	000	00002830
TEST	286	01010	10110	10011	01100	11100	01001	000	00002840
TEST	287	00010	10110	10011	01100	11100	01001	000	00002850
TEST	288	00110	10110	10011	01100	11100	01001	000	00002860
TEST	289	00110	11110	10011	01100	11100	01001	000	00002870
TEST	290	00110	10110	10011	01100	01110	01001	000	00002880
TEST	291	00110	11110	10011	01100	01110	01001	000	00002890
TEST	292				01100				00002900
TEST	293				01110				00002910
TEST	294	10110	11110	10011	01110	01110	01001	000	00002920
TEST	295				01110				00002930
TEST	296	10110	11110	10011	01110	01110	01001	000	00002940
TEST	297				01110				00002950
TEST	298	10110	11110	10011	01110	01110	01001	000	00002960
TEST	299				01110				00002970
TEST	300				01110				00002980
TEST	301				01110				00002990
TEST	302				01110				00003000
TEST	303				01110				00003010
TEST	304				01110				00003020
TEST	305				01110				00003030
TEST	306				01110				00003040
TEST	307				01110				00003050
TEST	308				01110				00003060
TEST	309				11110				00003070
TEST	310				11110				00003080
TEST	311				11110				00003090
TEST	312				11101				00003100
TEST	313				11101				00003110
TEST	314				11101				00003120
TEST	315				11101				00003130
TEST	316				11101				00003140
TEST	317				11101				00003150
TEST	318				01101				00003160
TEST	319				01101				00003170
TEST	320				01101				00003180
TEST	321				01101				00003190
TEST	322	11110	10110	10011	01101	00000	01001	000	00003200

Figure 9. Continued.

### G. APPLICATIONS STUDY

An applications study of the market for DPLL devices was made and is presented in the Appendix.

### H. RELIABILITY

The following reliability prediction presents estimates on CMOS devices made by RCA. Table 3 shows a reliability prediction at three temperatures

(125, -55, and 25°C) for products made in 1972; the calculated reliability figures represent 1122 parts operating for 1000 h each, the median operating time for each part. Table 3 also presents similar predicted reliability on CMOS parts operated 24,000 h each, with approximately three years' continuous operation at 125°C. The calculated values in Table 3 are representative of the reliability that could be expected from parts used in the digital timer.

TABLE 3. CMOS HIGH-RELIABILITY DATA

Device Tested	CD 4000 Family	CD 4001 D <sup>††</sup>
No. in Sample	1122	75
Specification Data Sheet	TIC-102 (MIL-STD-883, method 5004)	TIC-101A, temp range: -55 to +125°C
Test Hours	1000*	24,000 (May 1973)
Total Device Hours	1,055,372	1,784,000
Inoperable Failures	zero	zero
125°C Failure Rate (%/1000 h)	0.086	0.051
-55°C Failure Rate (%/1000 h)**	0.0126	0.051 0.0075 0.0022 at 60% Confidence
25°C Failure Rate (%/1000 h)**	0.0037	0.0022) Confidence

<sup>\*</sup>Of these, 231 units had less than 1000 h.

<sup>\*\*</sup>Using accelerating factors from 125°C.

these data provide a summary of group B (MIL-STD-883) 125°C operating-life data for 1972 on RCA high-reliability parts. The parts were processed per RCA level 2. The data, then, are representative of the life capability of 1972 shipments of CMOS high-reliability parts.

<sup>††</sup>This sample has been operating continually at 125°C since 1970 in a ring-counter application which exercises the circuits in a functional mode. The units are still under test. This indicates the long-term reliability of CMOS circuits.

### SECTION IV

### RESULTS AND CONCLUSIONS

The DPLL design was successfully implemented on the TCC 051 universal array. Interfacing between the agency and contractor was successfully accomplished via an AGS cassette. Tests made by the contractor showed that the design performed as well as or better than expected. No corrections for errors were necessary; the very first units fabricated operated as predicted.

### APPENDIX

### DIGITAL PHASE-LOCKED-LOOP APPLICATIONS STUDY

### A. INTRODUCTION

C. S. Draper Labs has reported [1] a new all-digital PLL. Based on a straightforward digital design approach, this PLL has advantages over other more complicated PLL's, as well as over the widely used analog PLL's. Because of the increasing emphasis on digital circuitry to decrease cost, increase reliability, reduce size, and obtain freedom from "analog" drift, there is an increasing effort to develop digital phase-locked-loop (DPLL) circuits.

RCA Solid State Technology Center has implemented the basic C. S. Draper Labs DPLL with a CMOS universal array [2].

This report discusses the characteristics as well as the military and commercial applications of the DPLL, drawing on the PLL experience of the RCA Solid State Division CMOS Applications Department, the literature, and the author's experience with PLL's. The range of applications discussed does not differentiate between commercial and military markets, but clearly can and does include both.

The DPLL is compared with widely applied analog PLL IC's to show advantages and disadvantages. No attempt is being made to cover a complete range of analog, analog-digital (hybrid), and discrete PLL's, of arithmetic synthesizers, and of other DPLL forms as reported by S. Gupta [3] and others.

### B. ANALOG AND DIGITAL PLL's: ARCHITECTURE AND PROPERTIES

Properties and characteristics of analog and digital PLL's are briefly defined; both first- and second-order-type loops are shown with both analog and digital approaches.

Figure A-1 is a block diagram of a first-order PLL consisting of a phase detector and VCO function. Depending on application, outputs are either at the phase detector  $(\phi)$  for demodulation, or at the VCO output for frequency tracking, synchronization, filtering, etc.

W. Lee, E. Harrington, and D. Cox, A New IC Digital PLL, Draper Laboratory Report, P-148, March 1975.

R. Horton, The Development of a DPLL IC, Draper Laboratory Report, P-272, April 1976.

<sup>3.</sup> S. Gupta, "Phase-Locked Loops," Proc. IEEE, 63, No. 2, Feb. 1975.




Figure A-1. First-order PLL.

Note that for the first-order PLL there is no loop filter; this results in a loop with an inherent incremental-step frequency error and a lock range limited by the phase detector and VCO gain constraints, i.e., a limited lock-range capability.

Figure A-2 is a second-order PLL where a loop filter enhances loop operation.




Figure A-2. Second-order PLL.

Use of an "ideal" loop filter results in a theoretically "pure" integrator and produces zero loop phase error as well as zero frequency step error. The pull-in range is theoretically infinite; in most narrow-band, high-Q applications of PLL's second-order loops are used.

"Ideal Filter" - A type II loop is most popular because the phase step error ( $\theta$ i(t)) is equal to zero and the frequency step error,  $\phi$ i(t) =  $\omega\Delta t + \theta$ , is also equal to zero. The "ideal" filter is created by the function:

$$F(S) = \frac{s+a}{S}$$

This second-order loop is most common; this requires the equivalent of two simple DPLL's on one chip for implementation of the most useful all-around product.

Third- and higher-order loops can also be implemented. However, due to the added complexity and loop stability problems, they find limited application and, hence, will not be discussed.

### 1. Analog PLL's

Analog PLL's are implemented with voltage-controlled oscillators; usually voltage control is effected via a varactor diode tuning a Colpitts-type oscillator. However, digital MV-type oscillators are also used with the disadvantage of nonlinear output waveforms. Phase detectors are usually simple exclusive OR gates or edge-sensitive (charge pump) digital detectors with out-of-lock detection logic. High-performance rf loops often use integrate-sample-and-hold phase detectors or balanced demodulators. Second-order analog PLL's use both passive and active filters; lead-lag filters usually provide the best tradeoffs between bandwidth, acquisition time, and loop stability.

Analog loops suffer the difficulties associated with analog signal processing techniques such as the inherent frequency drift of VCO's, i.e., jitter, natural solid-state noise, power supply disturbance, and temperature-related drift. Many PLL applications, requiring low fm deviation and low spurious levels (-50 to -100 dB), require tedious design and layout to keep analog VCO's sufficiently quiet. Likewise, analog amplifier and passive components, used in the second-order loop filter, produce natural noise and drift as well as temperature drift. Analog PLL's operating at low frequencies (under 100 Hz) are difficult to design for tight control due to VCO jitter, an area of significant advantage for digital PLL's.

### 2. Draper DPLL's

Figure A-3 shows a block diagram of the Draper Labs first-order DPLL. Here the phase  $(\phi)$  detector can be a digital exclusive OR gate or edge-sensitive detector, same as for an analog loop. However, the difference lies in the use of a digital tracking filter for the VCO function. The Draper digital filter, described concisely in Refs. 1 and 2, is the up/down (U/P) counter and add/delete (increment/decrement) scheme.

Thus, VCO (digital filter) short- and long-term stability is as good as the clock (Mf $_{\rm c}$ ), where f $_{\rm c}$  is the loop center frequency, and M is a multiple




Figure A-3. First-order DPLL (Fig. 1 from Ref. 2).

of the center frequency based upon desired loop phase resolution. Length of the U/D counter depends upon loop bandwidths. Clearly, the frequency step error of the first-order DPLL depends upon the faster M. The instantaneous add/delete frequency increments (\$\phi\$ jumps) produce spurious sidebands in DPLL's that require attention in DPLL design. Since the digital filter frequency stability is dependent on the reference oscillator stability (highly accurate crystal-controlled oscillators may be used), a major DPLL application advantage, which will be illustrated later, lies in high-quality loop performance at low and ultralow center frequencies.

Another DPLL feature is the ability to digitally control the loop bandwidth by programming the K-counters shown in Fig. A-3. In analog loops, digital controls would change the loop bandwidth by switching RC components, an awkward and noise-prone - but feasible - design.

The digital filter also requires a \*N counter to return the phase-corrected loop clock back to the loop center frequency. Implementation of the Draper DPLL, as described in Ref. 2, is achieved by the use of a CMOS LSI DPLL chip consisting of phase detector, K counter, and I/D (increment/decrement) counter in a 24-pin IC package. The variable \*N function is a separate standard CMOS counter IC. The design has CMOS amplifier stages for implementing an RC or crystal-controlled clock.

Figure A-4 is a block diagram of a second-order DPLL which is analogous to the second-order analog PLL of Fig. A-2. Here two DPLL IC's and two †N counter IC's are used for a total of four chips. The references (1 and 2)




Figure A-4. Second-order DPLL (Fig. 9 from Ref. 1).

give examples of how the second-order loop can be augmented to extend the bandwidth and also provide digital rate data output, another feature of digital PLL's.

### C. COMPARISON OF ANALOG PLL AND DRAPER DPLL IC's

### 1. Cost Comparisons

Historically the improvements in electronic system performance and economy have been achieved in most areas of information and signal processing by the conversion of analog circuit techniques to digital circuit techniques. This improved performance, initially at higher cost, ultimately results in equal or lower costs. Thus, at this time the promising DPLL performance improvements are at plus cost when Draper Labs DPLL IC costs are specifically compared to costs for similar-production-model analog PLL IC's. The approximate figures are shown below.

### 2. Analog PLL IC Examples

Bipolar PLL IC (Signetics 560B, 562B):

- 500-kHz bandwidth;
- approx. \$2.50 for 100-999 quantity in plastic package.

### CMOS PLL IC (RCA CD4046A):

- 500-kHz bandwidth;
- approx. \$1.69 for 100-999 quantity in plastic package.

### Draper DPLL IC:

- Approx. \$4.90 in 100-999 quantity for a densely packed chip of about 1000 MOS transistors (10,000 mil<sup>2</sup>), in a 24-pin plastic package;
- N-counter cost of approx. \$1.40 for 100-999 quantity in plastic.
- Total for first-order loop ~ \$6.30.
- Total for second-order loop ~ \$12.60.

At this point the cost differences appear significant for applications in which the analog PLL can do a sufficient job with added RC and manufacturing trimming costs properly factored in. At present it is important to consider those DPLL applications where superior performance (to that of analog PLL's) is required, and where the DPLL performance is adequate to the job.

### D. APPLICATIONS SURVEY

Areas of PLL IC applicability are limited primarily to operating frequency range. The low-cost general-purpose analog PLL's have an operating frequency of 0.5-1 MHz, with higher-cost (\$6) IC's having a bandwidth out to 15 MHz. The Draper DPLL, implemented with the standard bulk CMOS process, has an upper limit for the clock input frequency of 5 MHz; with higher-speed CMOS processing at RCA, 15-20 MHz is now feasible. Depending on the application, we can generalize DPLL application for approx. 5-15 kHz (+0.1% phase resolution) in high-performance digital filtering and 50-150 kHz for loose frequency tracking needs, i.e., +10% phase resolution.

### 1. Demodulation

There are two major PLL use areas for fm demodulation: (1) digital data transmission (fsk) demodulation, and (2) low-threshold analog signal demodulation.

### 2. fsk Demodulation

For fsk demodulation of low-speed signals up to 600 baud, first-order DPLL's with clocks of 100-200 kHz are feasible. First-order loops having constant phase error are suitable, since second-order loops have peak phase errors that are disadvantageous to fsk demodulation. The use of a DPLL with high-speed SOS or C<sup>2</sup>L\* processing could make fsk demodulation of 50K-baud data channels practical; this application requires 10- to 20-MHz clocks for good performance. At the lower frequencies (100-600 baud) the DPLL is particularly attractive because it provides excellent frequency stability.

### 3. Low-Threshold Demodulation

At fm-radio i-f frequencies (10.7 MHz) the DPLL is too slow for demodulation purposes. At i-f frequencies below approx. 50 kHz, second-order DPLL's are feasible, but low-cost analog and non-PLL demodulation circuits are well entrenched; prospects for the use of the DPLL are therefore promising.

### 4. Frequency Synthesis

The use of PLL's in digital frequency synthesis has recently become increasingly important in commercial transceiving radio equipment for local-oscillator (LO) injection timing; military use has been widespread for the last five years. In these applications the spurious and harmonic content of the LO injection signal is required to be 50 to 100 dB below the carrier frequency. In most communications applications that involve LO frequency synthesis, the requirement for a high center frequency rules out the use of DPLL's because of the requirement for a clock rate of 1000 times the center frequency. (In order to keep digital quantizing noise or spurs 60 dB down from synthesizer LO signals, we can translate 60 dB into an equivalent phase resolution of 1/1000 of the VCO center frequency.) PLL's, on the other hand, have a relatively high center frequency.

<sup>\*</sup>Closed CMOS Logic - RCA high-speed bulk CMOS layout and process.

Frequency synthesis by means of the second-order DPLI loop (Fig. A-4) would be attractive for applications of 5- to 15-kHz center frequency, making limited instrumentation applications feasible. Here the superior digital filter stability of the DPLL is important, say, for laboratory-quality audio-frequency synthesis. Stability during operation down to very low frequencies is another great advantage of a DPLL synthesizer; at low frequencies (less than  $\sim$  50 Hz) the analog VCO is too unstable.

### 5. Frequency Synchronization

Digital data modems and pocket-paging systems have a common need for frequency synchronization of an internal clock to the average data rate. Phase resolution of 5 to 30° is all that is necessary in many cases. The first-order loop is ideal for these applications, many of which require a center frequency of 1 to 5 kHz and a clock of 50 to 350 kHz.

A more stringent synchronization application involves a tracking navigation receiver;  $f_c$  is 1 to 15 kHz and phase resolution is approx. 1°. A 4- to 5-MHz clock makes this a practical application for a first-order DPLL. In these applications, input signals are often missing for long periods of time; hence the frequency stability of the DPLL VCO (digital filter) is advantageous in that, when the signal comes back, the VCO will not have drifted from its center frequency. Much use of the DPLL could be achieved in the frequency synchronization of digital modems if the cost of IC components were to come close to that of analog components. The DPLL technique may also be included as a portion of complete LSI address recognition chips (pocket pagers). Chips of this type are currently being used in conjunction with analog PLL circuits such as the 4046, with loose specification requirements on phase resolution. Frequency drift, however, is troublesome with analog PLL's in these cases.

### 6. Tone Recognition

In applications such as touch-tone decoding, remote control of TV, paging, and wireless intercom, tone-recognition PLL's are widely used. Tones ranging from 500 Hz to 2 kHz with a detection bandwidth of about 10% and an s/n ratio of 6 dB are usually required. Touch-tone decoders also need fast lock times: frequencies of 5 Hz or less. Second-order DPLL's with 200- to 500-kHz clocks

fit the application well, as do several analog IC PLL's now on the market; again, cost competitiveness would be a critical factor in bringing the DPLL to high-volume usage for tone recognition. Ideally the DPLL could be advantageous in digitally controlling the bandwidth for wide-band operation (fast pull-in) and then switching to narrow band for higher Q.

### 7. Frequency Multiplication

PLL's are commonly used to generate frequencies by locking onto the harmonics of signals which are rich in harmonics, such as square waves. In these applications narrow-band second-order PLL's are used. High Q's are requirements. References 1 and 3 give formulas for computing the length of the DPLL up/down counter that will set required Q's. The superior frequency stability of the DPLL is advantageous for this application.

### 8. Low-Frequency Phase-Angle Measurement

The DPLL appears to have optimum qualities for precise phase-angle discrimination in the presence of noise at low frequencies. One example of this application is the need of utility companies to measure average power factor for small phase angles. Average zero crossing of voltage and current with 10- to 40-ns jitter requires 5-µs phase resolution of 60 Hz. Average variations are tracked over a period of several seconds. A first-order DPLL with a 200-kHz clock is applicable; the added cost, compared to the cost of analog PLL's, is of minor importance here.

The DPPL is also useful in similar low-frequency, low-jitter filtering applications.

### 9. Motor-Control Applications

PLL's are used in various motor-control applications. Examples are 60-Hz motors, 30- to 40-kHz feedback control for a microfilm equipment ( $\pm$ 10% phase accuracy), and 3-kHz tape recorder flutter measurement requiring 0.2-Hz resolution. A major manufacturer of magnetic tape recorders uses PLL's to control rotor speed. The f for the 54-r/s rotor is approx. 15 kHz; the DPLL clock would be 4-5 MHz for the required 1° of phase resolution at lock. The first-order DPLL fits more motor-control system control and measurement requirements. However, so do the low-cost general-purpose analog PLL IC's.

### E. CONCLUSIONS AND RECOMMENDATIONS

DPLL's are available whose performance outdistances that of analog PLL's in many applications. Conclusions and recommendations of this study are as follows:

- 1. DPLL's offer outstanding frequency stability, surpassing any results obtainable with analog PLL's.
- 2. In many low-frequency PLL applications analog PLL's cannot be used at all or can be used only with great difficulty.
- 3. The need for high-speed clocking limits the use of DPLL's; the RCA high-speed SOS or C<sup>2</sup>L process should be used for the DPLL.
- 4. The clock rate is critical in determining phase resolution and spurious components. The clocks actually generate added spurious components in the frequency output spectrum, and this limits the use of DPLL's in high-grade frequency synthesizers.
- 5. The DPPL is the ideal IC for low-frequency synchronization with a first-order loop (one loop, two IC's).
- 6. Higher cost will limit the use of DPLL's in the near future; single-chip second-order LSI designs are necessary to make possible the widespread use of DPLL's by 1978-80.

### REFERENCES

- 1. W. Lee, E. Harrington, and D. Cox, A New IC Digital PLL, Draper Laboratory Report, P-148, March 1975.
- R. Horton, The Development of a DPLL IC, Draper Laboratory Report, P-272, April 1976.
- 3. S. Gupta, "Phase-Locked Loops," Proc. IEEE, 63, No. 2, Feb. 1975.